This letter presents a method of forming a top electrode on vertical silicon nanowires by using multilayer graphene as a supporting layer during metal deposition. We exploit graphene's unique material properties such as its impermeability to various gases and ions. An improved shallow trench isolation process is also presented to fabricate self-aligned silicon nanowire arrays for device integration. By this method, silicon nanowire bundle arrays with air gap structures are successfully fabricated using a top-down approach. This technique is expected to find use in many nanowire device applications. # 2012 The Japan Society of Applied Physics N anowires are rapidly gaining popularity because their structure, size, and electronic properties are suitable for nanoscale devices, and have been investigated for many different applications such as logic devices, 1) optoelectronic devices, 2) sensors, 3) and thermoelectric devices. 4, 5) Silicon in nanowire shapes with high aspect ratios exhibits lower thermal conductivity than the bulk type due to increased surface phonon scattering [4] [5] [6] while preserving electrical conductivity. Silicon nanowires (SiNWs) are thus attracting increasing attention due to their potential applications in thermoelectric devices, providing an increased thermoelectric figure of merit, ZT , from the Si bulk value. 7) However, the formation of a top electrode on vertical SiNWs poses a serious challenge. Specifically, metal deposition through the gaps of nanowires results in not only changed thermal conductivity but also electrical short between the nanowires.
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In this letter, we describe the successful formation of a top electrode on vertical SiNW bundles by using graphene as a supporting layer prior to aluminum metal deposition. Graphene, a carbon monolayer film with a hexagonal atomic structure, is used due to its impermeability to various gases and ions, 8) and good electrical contact to SiNWs. 9, 10) Boron-doped p-type silicon wafers with resistivity of 0.001-0.023 Ácm were used as a starting material. Prior to SiNW fabrication, we employed a modified shallow trench isolation (STI) structure to isolate each active area. In order to form SiNWs, an aqueous mixture solution with hydrogen fluoride (HF) is used. Due to the long etch time, oxide fill layers in the conventional STI structure are removed by the HF solution. To protect the isolation oxide within the trench, we fabricated an STI that is wrapped with a silicon nitride layer, as shown in Figs. 1(a) to 1(g).
After a lithographic process to define 3-m-sized array patterns, 2-m-deep trenches were formed by dry etching. A 200-nm-thick buffer oxide layer was then grown on the substrate, and a silicon nitride layer was subsequently deposited by low-pressure chemical vapor deposition (LPCVD), as shown in Fig. 1(c) . The LPCVD silicon nitride layer has a much lower etch rate ($12:8 nm/min) in a HF aqueous solution compared with a silicon oxide layer. The trenches covered with the nitride layer were filled with silicon oxide by high-density plasma chemical vapor deposition (HDPCVD). The wafer was then planarized by chemical mechanical polishing (CMP). An LPCVD silicon nitride layer was subsequently deposited again on the wafer. Larger patterns with a 2 m margin at both sides were patterned to cap the local oxide effectively. Silicon nitride on the active area was dry etched, followed by the formation of a silicon nitride spacer to cover the buffer oxide layer.
In the present work, selective fabrication of vertically aligned [100] SiNWs at the active areas was achieved by metal-assisted chemical etching (MaCE) utilizing silver nanoparticles (AgNPs) as a catalyst [see Fig. 1(h) ]. [11] [12] [13] [14] [15] Briefly, a pre-patterned silicon substrate was immersed in an aqueous mixture solution composed of 0.02 M AgNO 3 and 5 M HF at room temperature. 14) Two-dimensional (2D) interconnected networks of AgNPs were formed on the surface of the active areas through galvanic displacement from the aqueous mixture. The silicon that comes into direct contact with metal undergoes selective oxidative dissolution in the solution containing HF, leaving behind arrays of SiNWs. In this nanofabrication process, the length of the SiNWs can be conveniently controlled by adjusting the silicon etching time. Under the present etching conditions, we were able to obtain ca. 2-m-long SiNWs by etching for 15 min.
A graphene layer was grown on a Cu substrate at 1000 C using CH 4 gas. Poly(methyl methacrylate) (PMMA) coating and baking were carried out to transfer the graphene layer. The unnecessary Cu substrate was then removed. The PMMA/graphene layers were floated on isopropyl alcohol (IPA) and transferred onto the top of the SiNWs. IPA is used instead of deionized water so as to reduce surface tension, thereby preventing graphene from tearing at the suspended region. The sacrificial PMMA was removed using acetone after transferring the PMMA/graphene layers on SiNW arrays. Residues of PMMA were removed through an annealing process in an Ar ambient at 350 C for 10 min. Finally, a 500
A aluminum layer was deposited on the graphene layer by thermal evaporation, as shown in Fig. 1(i) . Figure 2 shows the fabricated structure. Silicon nitride and oxide layers wrap the inner STI fill oxide, as shown in Fig. 2(a) . The size of the active area was 46 Â 46 m 2 , which is sufficient to contain more than tens of thousands of SiNWs. As shown in Fig. 2(b) , the isolation structure was well protected as a result of 15 min of etching in an aqueous mixture solution with HF. SiNW arrays were fabricated only in the active area, because the MaCE process is based on a reduction and oxidation process: Because the insulator region does not react well with the solution owing to the difficulty of electron transfer, self-aligned SiNWs are fabricated only in the active area. The SiNW bundles in the active area resemble nanowall structures of sub-100 nm size, as shown in Fig. 2(c) , because of the randomly distributed AgNPs. Figure 3 shows a successful formation of a top aluminum electrode on vertical SiNWs with multilayer graphene as a supporting layer. Without the graphene layer, no continuous electrode film was formed on top of the vertical SiNWs, as shown in Figs. 3(a) and 3(c) . Since there is no blocking layer during the aluminum evaporation, many aluminum lumps were deposited on the SiNW surface, as shown in Fig. 3(a) . After long deposition, it might be possible to form a continuous top aluminum electrode layer by taking advantage of the poor step coverage of the evaporation process. However, aluminum metal on the SiNW sidewall will increase the thermal conductivity of the nanowires, significantly degrading the ZT of thermoelectric devices. Multilayer graphene is impermeable to aluminum, resulting in a continuous top electrode layer formation, as shown in Figs. 3(b) and 3(d) . The deposited aluminum top electrode was approximately 500
A thick. This indicates that there was no loss of aluminum atoms such as loss via seeping through the nanowire gaps during the metal deposition process. An additional benefit of using a graphene supporting layer is that an air gap is formed between the SiNWs, thereby enhancing thermal insulation between the SiNWs. Figures 3(e) and 3(f ) illustrate the effectiveness of graphene as an aluminum blocking layer during the metal deposition. In order to stably contact the probe tip for electrical characterization of the fabricated samples, the top electrode was probed on the aluminum film extended over the STI oxide, and the results are shown in Fig. 4 . In the case without graphene, there was no current due to the absence of the top electrode. With the multilayer graphene, the currentvoltage (I-V ) characteristic is almost symmetric with slight nonlinear behavior. The metal-semiconductor contact can be either an ohmic contact or a Schottky barrier depending on the Fermi level alignment. The work function of graphene is 4.8-5.0 eV. 9) If the work function of the graphene/aluminum stack is in this range, an ohmic contact is expected for heavily doped p-type silicon. However, using in situ ultraviolet photoelectron spectroscopy, Yi et al. reported that the effective work function of conductive multilayer graphene can be controlled by the deposition of an aluminum layer. 16) In their experiment, the effective work function of multilayer graphene/aluminum on SiO 2 approached $4:10 eV, which corresponds to the work function of aluminum on SiO 2 , when the aluminum thickness was increased to 5 nm. In this case, a Schottky contact is expected for p-type Si. The measured I-V characteristic in Fig. 4 shows tunneling contact behavior with slight nonlinearity. Since the boron doping concentration is 10 19 -10 21 cm
À3
based on the resistivity of the Si wafer, there would be a significant tunneling component in the I-V characteristic. 17) Based on this, ohmic contact is expected when the multilayer graphene/aluminum electrode is formed on n-type SiNWs. In summary, we suggested an effective method of forming a top electrode on vertical SiNWs using multilayer graphene as a supporting layer during metal deposition, demonstrating excellent electrical contact to the SiNWs. It also provides SiNW arrays with an air gap, which can further improve thermal isolation between the nanowires. In addition, selfaligned SiNW bundle arrays were fabricated for device integration using an improved STI process. This method provides a solution to the fabrication challenges in realizing vertical nanowire devices using a top-down approach.
